




U.S. Patent

Dec. 15, 1987

Sheet 1 of 10


4,713,685



Ready

NUM

Fukasawa	(45) Date of Patent:	Jan. 9, 1996
(54) MAGNETIC MEDIUM PROCESSING APPARATUS		
3,831,183 8/1974 Zapanya et al. 235/475 X 4,387,409 9/1983 Aschauer 235/475		
(75) Inventor: Kensei Fukasawa, Yokohama, Japan		
FOREIGN PATENT DOCUMENTS		
426348 9/1972 Japan		
Primary Examiner—John Sheppard Assistant Examiner—Michael G. Lee Attorney, Agent or Firm—Cushman Darby & Cushman		
(73) Assignee: Kabushiki Keisha Toshiba, Kawasaki, Japan		
(21) Appl. No.: 306,958		
(22) Filed: Sep. 14, 1994		
(30) Foreign Application Priority Data		
Sep. 16, 1993 (JP) Japan 5-235961 Aug. 2, 1994 (JP) Japan 6-181427		
(51) Int. Cl. 7/08 G06K 7/08		
(52) U.S. Cl. 235/449; 235/384; 235/475		
(58) Field of Search 235/384, 449, 235/475		
(36) Reference Cited		
U.S. PATENT DOCUMENTS		
3,646,823 2/1972 Young et al. 235/475 X 13 Claims, 7 Drawing Sheets		
<p style="text-align: center;">250</p>		



Document ID	Kind Codes	Source	Issue Date	P
45	US 20030090736	US-PGPU	20030515	78
46	US 20030090734	US-PGPU	20030515	78
47	US 20030090477	US-PGPU	20030515	68
48	US 20030090476	US-PGPU	20030515	11
49	US 20030090475	US-PGPU	20030515	11
50	US 20030090463	US-PGPU	20030515	68
51	US 20030090459	US-PGPU	20030515	70
52	US 20030085869	US-PGPU	20030508	70
53	US 20030080948	US-PGPU	20030501	68
54	US 20030043133	US-PGPU	20030306	14
55	US 20030035463	US-PGPU	20030220	13
56	US 20030008680	US-PGPU	20030109	35
57	US 20020137505	US-PGPU	20020926	37
58	US 20020136972	US-PGPU	20020926	11
59	US 20020107803	US-PGPU	20020808	87
60	US 20020096084	US-PGPU	20020725	98
61	US 20020095733	US-PGPU	20020725	10
62	US 20020088064	US-PGPU	20020711	97
63	US 20020080396	US-PGPU	20020627	10
64	US 20020075163	US-PGPU	20020620	22
65	US 20020059679	US-PGPU	20020523	10
66	US 20020032042	US-PGPU	20020314	45
67	US 20020031032	US-PGPU	20020314	17
68	US 20020025832	US-PGPU	20020228	41
69	US 20020023960	US-PGPU	20020228	91
70	US 20010045465	US-PGPU	20011129	69
71	US 20010033734	US-PGPU	20011025	70
72	US 20010014165	US-PGPU	20010816	57
73	US 20010001598	US-PGPU	20010524	71
74	US 6737591 B1	USPAT	20040518	10
75	US 6724334 B2	USPAT	20040420	13

Details Text Image HTML

Ready

1 DIGITAL TO ANALOG CONVERTER ARRAY

FIELD OF THE INVENTION

The present invention is related to the field of digital-to-analog converters, in one embodiment, for optical computing.

BACKGROUND OF THE INVENTION

Optical computing offers advantages over electronic computing for many applications. PCT publications WO 00/77110 and WO 00/72107 describe an optical analog computer which calculates general linear transforms using massively parallel processing. Applications include image compression, image enhancement, pattern recognition, electronic signal processing, optical communications, medical and aerospace applications, optical logic operations, logical operations, image and signal transformation and modeling neural networks. While it may sometimes be possible, for example in image compression, to use input data that is initially in analog optical form, for many applications input data is initially stored electronically in digital form and must be converted from analog optical form before feeding it into the optical computer. To take advantage of the high computation speed of a massively parallel optical computer, there is a desire to convert the input data rapidly into a large amount of digital data into analog form.

Digital-to-analog converters (DACs) and analog-to-digital converters (ADCs) are well known. An array of values can be converted from digital to analog form, or from analog to digital form, either in series, feeding each value into a single converter, or in parallel, simultaneously feeding all the values in the array into separate converters. For a very large array, serial conversion can be very slow, and parallel conversion can be very expensive since it requires a large number of converters.

Kirschfelder et al., "A 10 Mhz/4.8 0.18 μm CMOS Digital Pixel Sensor with Pixel-Level Memory," 2001 IEEE International Solid-State Circuits Conference, Proc. Vol. 2, pp. 24-25; CMOS Image Sensors, Sensors and Image Processors, pages 68, 69 and 435, describe a system for parallel analog-to-digital conversion for a large array of pixels, in which the circuitry needed for each pixel is simple and less expensive than a complete stand-alone analog-to-digital converter. A digital ramp signal, consisting of a sequence of 8-bit numbers in numerical order, is generated centrally, together with an analog ramp signal equivalent to the digital ramp signal, i.e. a triangle wave. Both signals are fed into a pixel processor. The pixel processor converts the digital compare the analog ramp signal to the value of the analog input for that pixel. When the ramp signal first exceeds the value of the analog input, the comparator circuit activates a digital latching circuit, which latches the current value of the digital ramp signal into the digital memory of that pixel. This digital memory serve as the digital output for the scaling to digital conversion.

Albu et al., U.S. Pat. No. 6,330,655, describes a system for digital-to-analog conversion of a large array of pixels for driving a liquid crystal device. In this system, all the pixels in one row of the array are converted in parallel, followed by the next row, and continuing until the entire array is converted, thus creating a new frame. A global ramp generator generates an analog ramp signal going from zero to a maximum voltage, which is applied to capacitors associated with all the pixels in the row being processed at that time. An analog-to-digital converter samples a corresponding global digital ramp signal. For each column in the array, there is a digital comparator which compares the digital ramp signal to an incoming digital video signal for the pixel at the intersection of that column and the row being processed. When the digital ramp signal matches the digital input signal for that column, a sample and hold circuit opens, and isolates the analog ramp signal from the capacitor associated with that pixel, and the voltage on that pixel then remains fixed, decaying slowly until the next frame is processed. In the next ramp cycle, the analog ramp signal is applied to the capacitor associated with the pixels in the next row, and so on. During a ramp cycle, a global digital signal is applied, the analog ramp signal is incrementally converted to the capacitors of that row at a time when the scaling ramp is close to zero, resetting those pixels to zero. This prevents image artifacts that would occur due to the residual state of the electro-optic material from previous frames.

As an aspect of some embodiments of the invention comes in terms of utilizing a digital-to-analog converter in parallel, in which signals for all the pixels of a two-dimensional array of pixels are converted simultaneously, rather than processing only one row of pixels at a time, as in Albu et al. Although this may require more complicated circuitry than Albu et al., for example possibly including a separate digital computer for each pixel rather than one per column, it is possible to display a frame much more quickly than in the system described by Albu et al. The circuitry of the invention also has the advantage of being able to convert a large amount of digital data into analog form in parallel. For the video display application of Albu et al., there would be no advantage in converting all of the pixels of a frame into analog form in parallel, since it is never necessary to display more than a few tens of frames per second, and converting all of the pixels in a frame in parallel would require more expensive hardware than only converting all of the pixels in a row in parallel. Even if only one row in the image is updated at a time, at tens of frames per second, it will appear to the human eye as if the entire image is being updated at once. Furthermore, for a camera, it may be useful to convert thousands of frames per second from digital to analog form, for example to avoid having the processor remain idle for a large fraction of the time while the pixels are updated. Thus, for optical computing the cost of the additional hardware may be justified.

The circuitry in accordance with some embodiments of the invention accomplishes the reverse of the task accomplished by Kirschfelder et al. in an extremely embodiment of the invention, there is a digital-to-analog converter and a digital-analog converter, which are optically generated centrally, and are accessible to some or all of the elements of the array. In some embodiments of the invention, each element of the array comprises a digital computer, which compensates the digital ramp signal to the input value held in a digital memory associated with that element. When the two values are equal, the comparator generates an enable signal which activates a sampling and holding circuit associated with that element. The sampling and holding circuit samples the value of the analog ramp signal for that element at that time, and stores the value of the analog ramp signal at that time, and stores the value of the analog ramp signal for that element at the value of the analog ramp signal. The analog output is held at this value until the next time the comparator sends the enabling signal to the sampling and holding circuit. The sampling and holding circuit can be quite simple, optically connecting only a transistor and a capacitor.

Details Text Image HTML Full

NUM

